### 1 Introduction

This is a specification of a simple scheduler and assembler. The system contains a set of registers and a block of memory. Processes can be created, with each containing a sequence on instructions that are executed on the system. The instruction format is a simplified format of the Intel x86 architecture. Processes are scheduled based on the credit system that is found in the Linux 2.0 kernel.

### 2 Stack

This specification was written as a test spec for the CZT project. As a result, there are parts that may appear to be specified in a strange way - this is to test out the tools on a large set of Z.

 $\mathbf{section} \; Stack$  parents  $standard\_toolkit$ 

A generic stack.

 $Stack[X] == [stack:seq X]$  $InitStack[X] = [Stack[X] | stack$ 





Ok, lets see the value of 3 unboxed items in Section 2!

## 3 Definitions

section Definitions parents standard\_toolkit



Table 1: Summary of Z declarations for Section 2.

Firstly, we define some basic types and functions that are used throughout the specification.

singleton is the set of all sets whose size is less than or equal to 1. This is included only to have a generic axiom definition.

```
relation(\mathit{singleton}\_)
```

$$
= [X] \xrightarrow{\text{singleton } \_} : \mathbb{P}(\mathbb{P} \mid X)
$$
  
∀s :  $\mathbb{P} \mid X \bullet \text{singleton } s \Leftrightarrow \# s \le 1$ 

The basic type of this system is a word, which specifically, is an unsigned octet. An unsigned word is used so references to memory etc a 1-relative.

 $WORD == 0.1255$ 

Then, we define the size of the memory block, and give it a value for animation purposes.

 $mem\_size : WORD$  $\overline{mem\_size} = 100$ 

A LABEL is used to label instructions for jump instructions etc, although 'jump' hasn't been specified yet.

#### [LABEL]

Now we define the different instructions, as well as their operands. A CONSTANT is used both as a constant value, as well as a memory reference for load and store instructions.

```
INST\_NAME ::=add | sub | divide | mult | push | pop | load | store | loadConst | print
OPERAND ::= AX \mid BX \mid CX \mid DX \mid constant \langle \langle WORD \rangle \rangleREGISTER == \{AX, BX, CX, DX\}CONSTART == OPERAND \setminus REGISTER
```
An instruction is specified as a instruction name, a sequence of operands, and optionally, a label.





Table 2: Summary of Z declarations for Section 3.

# 4 System

#### section System parents Definitions, Stack

The system consists of a set of registers, and a block of memory. There is also a buffer for displaying output.

 $REGISTERS == REGISTER \rightarrow OPERAND$  $MEMORY == 1...$  mem\_size  $\rightarrow WORD$ 



Initially, all registers and memory hold the minimum  $WORD$  value. The output buffer is empty.

```
In it SustemSystem
 registers = {r : REGISTER \bullet r \mapsto constant(min(WORD))}memory = \{m : 1 \dots mem\_size \bullet m \mapsto min(WORD)\}output = \langle \rangle
```
The system can have arithmetic and memory instructions.

```
Arith\_Inst == [Instruction \mid # \text{params} = 2 \land \text{params}(1) \in REGISTER]Add\_Inst = [Arith\_Inst \mid name = add]Sub\_Inst == [Arith\_Inst \mid name = sub]Mult\_Inst == [Arith\_Inst | name = mult]Div\_Inst == [Arith\_Inst \mid name = divide]
```

```
Memory\_Inst = [Instruction \mid # \text{params} = 2 \land \text{params}(1) \in REGISTER\land params(2) \in CONSTANT
Load\_Inst = [Memory\_Inst \mid name = load]LoadConst\_Inst == [Memory\_Inst \mid name = loadConst]Store\_Inst = [Memory\_Inst | name = store]
```
A print instruction prints the value of a register.

 $Print\_Inst == [Instruction | # \text{params} = 1]$ 

val maps constants to their value, and dereference dereferences the value of a register, transitively if required.

```
val: CONSTART \rightarrow WORDdereference : OPERAND \times REGISTERS \rightarrow WORD
\forall c : \mathit{CONSTART} \bullet(\exists n : WORD \bullet c = constant(n) \land val(c) = n)\forall a : OPERAND; r : REGISTERSdereference(a, r) =if a \in REGISTER then derference(r(a), r) else val(a)
```
The specification of the arithmetic instructions.

Add ∆System Add\_Inst  $\exists o_1 == \text{derference}(\text{params}(1), \text{registers});$  $o_2 == \text{degree}(params(2), \text{registers}) \bullet$  $registers' = registers \oplus \{params(1) \mapsto constant(o_1 + o_2)\}$  $memory' = memory$  $output' = output$ 







The load operation loads a constant from memory. The second parameter is an index to the memory location from which the constant is loaded.

 $\_\$ Load  $\Delta$ *Sustem* Load Inst  $\exists o_2 == val(params(2)) \bullet$  $registers' = registers \oplus$  ${params(1) \mapsto constant(memory(o_2))}$  $memory' = memory$  $output' = output$ 

loadConst loads a constant into a register. The second parameter the constant to be loaded.

 $\_\$ Load $\_\mathit{Const}$ ∆System  $\label{eq:loadConstr} LoadConst\_Inst$  $\exists o_2 == val(params(2)) \bullet$  $registers' = registers \oplus \{params(1) \mapsto constant(o_2)\}$  $memory' = memory$  $output' = output$ 

Store the value of a register in memory.

 $\_Store \_\_$ ∆System Store Inst  $\exists o_1 == \text{derference}(\text{params}(1), \text{registers});$  $o_2 == val(params(2)) \bullet$  $memory' = memory \oplus \{o_2 \mapsto o_1\}$  $registers' = registers$  $output' = output$ 



```
Stack\_Inst == [Instruction | # \text{params} = 1]Push\_Inst == [Stack\_Inst | name = push]Pop\_Inst == [Stack\_Inst \mid name = pop]
```
The specification of the stack instructions on the system.





 $Push == Push0$   $[System; Stack[WORD]]$  $Pop == Pop0$   $[System; Stack[WORD]]$ 

This executes an instruction on the on the system. inst? is the instruction to execute, and base? is the base memory value of the executing process. If the instruction is a load or store instruction, the memory reference must offset using the base value.

```
exec\_inst.
∆System
inst? : Instruction
base : 1... mem_size
\exists label : \mathbb P LABEL; name : INST_NAME; params : seq OPERAND |
      label = inst?.label ∧ name = inst?.name ∧
      params = inst?.params •
           Add \vee Sub \vee Mult \vee Div \veePrint ∨ Load Const ∨
           name \in \{load, store\} \Rightarrow (\exists p : seq \text{ } OPERAND \text{ } |p = \langle p\right(1),constant(valueparams(2)) + base?) •
                Load[p/params] \vee Store[p/params])
```




## 5 Scheduler

#### section Scheduler parents System

This part of the specification is the scheduler.

Here, we declare the set of process IDs, the priority values, and the default number of credits a process receives when it is created.

 $Pid == N$  $Priority == -19 \dots 19$  $Default\_Crelits == 10$ 

The possible status that a process can hold.

 $Status ::= pWaiting | pReady | pRunning$ 

A process consists of a process ID, a status, a number of credits, and a priority. Each process has a sequence of instructions to be executed on the assembler, with a pointer to the current instruction. The memory that a process can occupy is between a base and limit value. Instructions must only access memory with a value less than the limit, but they know nothing about the base value - this is added onto the memory index provided by the instruction when an instruction is executed. Each procss also contains a stack and values for all registers, which are used to store values when the process is suspended.

$$
Processes
$$
\n
$$
pids: \mathbb{P} \text{ P}id
$$
\n
$$
status: \text{P}id \rightarrow Status
$$
\n
$$
credits: \text{P}id \rightarrow \mathbb{N}
$$
\n
$$
priority: \text{P}id \rightarrow \mathbb{N}
$$
\n
$$
instructions: \text{P}id \rightarrow (seq \text{ Instruction})
$$
\n
$$
inst\_pointer: \text{P}id \rightarrow \mathbb{N}_1
$$
\n
$$
base, limit: \text{P}id \rightarrow WORD
$$
\n
$$
pregisters: \text{P}id \rightarrow REGISTERS
$$
\n
$$
pstats: \text{P}id \rightarrow Stack[WORD]
$$
\n
$$
pids = dom(status) = dom(credits) = dom(priority) = dom(instructor) = dom(base) = dom(limit) = dom(pstack)
$$
\n
$$
dom(limit) = dom(pstack)
$$
\n
$$
\forall \text{P}id: \text{p}ids \bullet inst\_pointer(pid) \leq #(instructions(pid))
$$
\n
$$
\forall \text{P}id: \text{p}ids \bullet base(pid) + limit(pid) \leq mem\_size
$$

The sort function takes the credits and priorities of all processes, and returns a sequence of process IDS sorted firstly by their credits (the more credits a process has, the higher preference they get), and if the credits are equal, then their priority. If the priority is equal, then the order is non-deterministic.

$$
sort: (Pid \rightarrow \mathbb{N}) \times (Pid \rightarrow Priority) \rightarrow \text{iseq Pid}
$$
  
\n
$$
sort = (\lambda \text{ credits}: (Pid \rightarrow \mathbb{N}); \text{ priority}: (Pid \rightarrow Priority) |
$$
  
\n
$$
\text{dom}(\text{credits}) = \text{dom}(\text{priority}) \bullet
$$
  
\n
$$
(\mu s: \text{iseq Pid} | \text{ran}(s) = \text{dom}(\text{credits}) \land
$$
  
\n
$$
(\forall i: 1... \# s - 1 \bullet
$$
  
\n
$$
\text{credits}(s(i)) > \text{credits}(s(i+1)) \land
$$
  
\n
$$
(\text{credits}(s(i)) = \text{credits}(s(i+1)) \land
$$
  
\n
$$
\text{priority}(s(i)) > \text{priority}(s(i)))) \bullet s))
$$

To interrupt a process during execution, the kernel must be in kernel mode.

 $Mode ::= user | kernal$ 

For the scheduler, we track which mode the operating system is in, as well as declaring three "secondary" variables, waiting, running, and ready, to keep the sets of waiting running, and ready variables respecitvely. In fact, ready is a sequence, and is ordered based on the credits that each process has. A process with more credits will have a higher priority. This is fair scheduling, because at each timer interrupt (the tick operation specified below), the current process losses one credit, therefore, process spending a lot of time executing will eventually have a low priority.



This uses semicolons as conjunctions for predicates, which conforms to the grammar in the ISO standard, but according to the list of differences between ZRM and ISO Z on Ian Toyn's website, semicolons can no longer be used to conjoin predicates.



newProcess creates a new process with a unique process ID and a specified priority, and places this new process on the ready queue.

```
\angle create\_new\_process \angle∆Scheduler
  ΞSystem
  priority? : Priority
  instructions? : seq Instruction
  base?, limit? : WORD
 pid! : Pid
  pid! \notin pidsstatus' = status \cup \{pid! \mapsto pReady\}\text{credits}' = \text{credits} \cup \{\text{pid!} \mapsto \text{Default}\_\text{Credits}\}priority' = priority \cup {pid! \mapsto priority?}instructions' = instructions \cup \{pid! \mapsto instructions? \}inst\_pointer' = inst\_pointer \cup \{pid! \mapsto 1\}base' = base \cup \{pid! \mapsto base? \}limit' = limit \cup \{pid! \mapsto limit? \}pregisters' =pregisters \cup \{pid! \mapsto \{r : REGISTER \bullet\}r \mapsto constant(min(WORD))\}\mathit{pstack'} = \mathit{pstack} \cup \{\mathit{pid}! \mapsto (\langle \mathit{stack} == \langle \rangle \rangle) \}pids' = pids \cup \{pid!\}
```
We define a schema that contains only the variables that do not change when a reschedule occurs.

```
RescheduleChange =Scheduler \setminus (status, running, ready, waiting, credits)
```
A reschedule occurs when all ready processes have no credits. Every process, not just the ready processes, have their credits re-calculated using the formula credits = credits  $/2 + priority$ . This implies that the ready process with the highest priority will be the next process executed.

```
\_rescheduledule\_∆Scheduler
  ΞRescheduleChange
  ready \neq \emptyset\forall r : \text{ran}(ready) \bullet credits(r) = 0 \Rightarrow\text{crelits}' = \{p : \text{pids} \bullet p \mapsto (\text{crelits}(p) \text{ div } 2) + \text{priority}(p)\} \landstatus' = status\neg (\forall r : \text{ran}(ready) \bullet credits(r) = 0) \Rightarrowstatus' = status \oplus \{head(\text{ready}) \mapsto \text{planning} \} \wedgec<sub>redits'</sub> = c<sub>redits</sub>
```
We declare a new schema that contains only the state variables that do not change when a status change occurs.

 $StatusChange == Schedule \setminus$ (status, running, waiting, ready, registers, pregisters, pstack)

Interrupts the currently executing process if the new process is of a higher priority then the current process and the kernel is in kernel mode.

```
\iotainterrupt
 ∆Scheduler
  ΞStatusChange
create\_new\_processmode = kernelrunning = \emptyset \vee (\exists p : running \bullet priority? \ge priority(p))\exists r : running \bulletstatus' = status \oplus \{pid! \mapsto pRunning, r \mapsto pReady\} \wedgeprecis' = pregisters \oplus \{r \mapsto registers\} \wedge\theta Stack' = pstack(r)
  registers' = pregisters(pid!)
```
Remove the currently running process and put it back in the ready queue.

```
remove_r running\_process∆Scheduler
 ΞStatusChange
 \exists pid == (\mu r : running) •
      status' = status \oplus \{pid \mapsto pReady\} \wedgeprecisters' = pregisters \oplus {pid \mapsto registers} \wedgepstack' = pstack \oplus \{pid \mapsto \theta Stack'\}
```
A process becomes blocked if it is waiting on a resource such a an IO device, or waiting on another process

 $block\_process == remove\_running\_process \overset{\mathtt{o}}{=} rescaled,$ 

We declare a schema containing only the variables that change for an unblock.

UnblockProcessChange =  $S$ cheduler  $\setminus$  (status, running, ready, waiting)

Unblocks a process that is blocked by another process.

 $\_\,unblock\_\,process\_\$ ∆Scheduler ΞUnblockProcessChange pid? : Pid  $pid? \in pids$  $status(pid?) = pWaiting$  $running = \emptyset \Leftrightarrow status' = status \oplus \{pid? \mapsto pRunning\}$  $running \neq \emptyset \Leftrightarrow status' = status \oplus \{pid? \mapsto pReady\}$ 

Remove a process from the system

 $r$ emove $p$ rocess ∆Scheduler ΞStack[WORD] ΞSystem pid? : Pid  $pid? \in pids$  $pids' = pids \setminus \{pid?\}$  $status' = \{pid?\} \triangleleft status$  $\{ \text{*credits}' = \{ \text{pid?} \} \Leftrightarrow \text{*credits*}*$  $priority' = {pid?} \triangleleft priority$  $instructions' = {pid?} \triangleleft instructions$  $inst\_pointer' = {pid?} \triangleleft inst\_pointer$  $base' = \{pid?\} \triangleleft base$  $limit' = {pid?} \triangleleft limit$  $pregisters' = {pid?} \triangleleft registers$  $pstack' = {pid?} \triangleleft pstack$ 

Update the details in the process table when each instruction is executed, as well as communicate the current instruction and the base value for the current process.

 $ChaneInstPointer == Scheduler \ (inst\_pointer)$ 

```
\lnot \mathit{update\_process\_table\_}∆Scheduler
 inst! : Instruction
 base! : WORD
 running \neq \emptyset(\exists \text{ pid} == (\mu \text{ r} : running) \bulletinst! = head(instructions(pid)) \wedgebase! = base(pid) \wedge(inst\_pointer (pid) = #(instructions(pid)) \Rightarrowremove\_process[pid/pid?]) ∧
       inst\_pointer (pid) < #( instructions (pid)) \Rightarrowinst\_pointer' =inst\_pointer \oplus \{pid \mapsto inst\_pointer (pid) + 1\})\theta ChangeInstPointer = \theta ChangeInstPointer'
```

```
next == exec_inst \gg update\_process\_table([∆Scheduler | running = ∅] ∧ reschedule) ∨
          (\exists Scheduler \mid running \neq \varnothing)
```

```
idle0 == \neg pre next
```


 $tick == next \vee idle$ 

 $\vdash ?(\forall n : \mathbb{N}_1 \bullet n > 0)$ 

 $[X] \vdash ? \forall x : \mathbb{P} X \bullet \# x \leq 1 \Leftrightarrow singleton x$ 

theorem PreconditionCheck

∀ Scheduler • pre update process table

Declarations	This Section	Globally
Unboxed items	21	52
Axiomatic definitions		
Generic axiomatic defs.		
Schemas	11	25
Generic schemas		
Total	33	83

Table 4: Summary of Z declarations for Section 5.